

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6



7/35

FIG. 7A




FIG. 7B




FIG. 8




FIG. 9A
LEADING FAILURE
EXCITATION




FIG. 9B
NORMAL




FIG. 9C
DELAY FAILURE

FIG. 9D
NOTATION

$$\frac{\text{SENDING TIME NORMAL VALUE/SENDING TIME FAILURE VALUE}}{\text{RECEIVING TIME NORMAL VALUE/RECEIVING TIME FAILURE VALUE}} = \frac{0/0}{1/0}$$

FIG. 10A
TRAILING FAILURE
EXCITATION




FIG. 10B
NORMAL




FIG. 10C
DELAY FAILURE

FIG. 10D
NOTATION

$$\frac{\text{SENDING TIME NORMAL VALUE/SENDING TIME FAILURE VALUE}}{\text{RECEIVING TIME NORMAL VALUE/RECEIVING TIME FAILURE VALUE}} = \frac{1/1}{0/1}$$

FIG. 11A

$$\frac{0/0}{0/0}$$

FIG. 11B

$$\frac{1/1}{1/1}$$

FIG. 11C

$$\frac{X/X}{0/0}$$

FIG. 11D

$$\frac{X/X}{1/1}$$

FIG. 11E

$$\frac{1/1}{0/0}$$

FIG. 11F

$$\frac{0/0}{1/1}$$

FIG. 12A





FIG. 12B






FIG. 13A




FIG. 13B

FIG. 14A





FIG. 14B



17/35

FIG. 15




FIG. 16





FIG. 17



Title: INTEGRATED CIRCUIT TESTING METHOD, PROGRAM, STORING MEDIUM, AND APPARATUS
 Inventor: Daisuke MARUYAMA
 Appln. No.: Unknown
 Docket No.: 108131-00004

FIG. 18




FIG. 19




FIG. 20




FIG. 21A




FIG. 21B




FIG. 21C




FIG. 22




FIG. 23




FIG. 24A




FIG. 24B




FIG. 25




FIG. 26




FIG. 27A




FIG. 27B




FIG. 28





FIG. 29






FIG. 30A




FIG. 30B

FIG. 31




FIG. 32




FIG. 33

